Sciweavers

380 search results - page 54 / 76
» Accurate Predictive Interconnect Modeling for System-Level D...
Sort
View
EUROPAR
2009
Springer
15 years 4 months ago
Automatic Calibration of Performance Models on Heterogeneous Multicore Architectures
Multicore architectures featuring specialized accelerators are getting an increasing amount of attention, and this success will probably influence the design of future High Perfor...
Cédric Augonnet, Samuel Thibault, Raymond N...
DATE
2008
IEEE
102views Hardware» more  DATE 2008»
15 years 6 months ago
A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits
A new algorithm is presented that combines performance and variation objectives in a behavioural model for a given analogue circuit topology and process. The tradeoffs between per...
Sawal Ali, Reuben Wilcock, Peter R. Wilson, Andrew...
ISQED
2009
IEEE
111views Hardware» more  ISQED 2009»
15 years 6 months ago
Efficient statistical analysis of read timing failures in SRAM circuits
A system-level statistical analysis methodology is described that captures the impact of inter- and intra-die process variations for read timing failures in SRAM circuit blocks. U...
Soner Yaldiz, Umut Arslan, Xin Li, Larry T. Pilegg...
BMCBI
2005
143views more  BMCBI 2005»
14 years 11 months ago
Gene capture prediction and overlap estimation in EST sequencing from one or multiple libraries
Background: In expressed sequence tag (EST) sequencing, we are often interested in how many genes we can capture in an EST sample of a targeted size. This information provides ins...
Ji-Ping Z. Wang, Bruce G. Lindsay 0002, Liying Cui...
ISLPED
1995
ACM
116views Hardware» more  ISLPED 1995»
15 years 3 months ago
Activity-sensitive architectural power analysis for the control path
Prompted by demands for portability and low-cost packaging, the electronics industry has begun to view power consumption as a critical design criteria. As such there is a growing ...
Paul E. Landman, Jan M. Rabaey