380 search results - page 64 / 76 » Accurate Predictive Interconnect Modeling for System-Level D... |
MICRO
2008
IEEE
15 years 6 months ago
2008
IEEE
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
DAC
2008
ACM
16 years 21 days ago
2008
ACM
Many recent techniques for timing analysis under variability, in which delay is an explicit function of underlying parameters, may be described as parameterized timing analysis. T...
125
click to vote
ICS
2011
Tsinghua U.
14 years 3 months ago
2011
Tsinghua U.
Suppose one is considering purchase of a computer equipped with accelerators. Or suppose one has access to such a computer and is considering porting code to take advantage of the...
ICCD
2007
IEEE
15 years 8 months ago
2007
IEEE
This paper explores statistical simulation as a fast simulation technique for driving chip multiprocessor (CMP) design space exploration. The idea of statistical simulation is to ...
127
click to vote
ASPDAC
2008
ACM
15 years 1 months ago
2008
ACM
In the nanometer manufacturing region, process variation causes significant uncertainty for circuit performance verification. Statistical static timing analysis (SSTA) is thus dev...