Sciweavers

11384 search results - page 359 / 2277
» Achieved IPC Performance
Sort
View
91
Voted
DATE
2005
IEEE
224views Hardware» more  DATE 2005»
15 years 6 months ago
Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL
This paper describes two research projects that develop new low-cost techniques for testing devices with multiple high-speed (2 to 5 Gbps) signals. Each project uses commercially ...
David C. Keezer, C. Gray, A. M. Majid, N. Taher
138
Voted
ICTAI
2005
IEEE
15 years 6 months ago
Hybrid Learning Neuro-Fuzzy Approach for Complex Modeling Using Asymmetric Fuzzy Sets
A hybrid learning neuro-fuzzy system with asymmetric fuzzy sets (HLNFS-A) is proposed in this paper. The learning methods of random optimization (RO) and least square estimation (...
Chunshien Li, Kuo-Hsiang Cheng, Jiann-Der Lee
94
Voted
ISCAS
2005
IEEE
182views Hardware» more  ISCAS 2005»
15 years 6 months ago
A new reconfigurable modem architecture for 3G multi-standard wireless communication systems
– The trend in communication systems is towards more rapidly changing specifications with shorter time intervals between updates of existing standards. This results in a coexiste...
Jung-Ho Kim, Dong Sam Ha, Jeffrey H. Reed
CHES
2005
Springer
146views Cryptology» more  CHES 2005»
15 years 6 months ago
AES on FPGA from the Fastest to the Smallest
Two new FPGA designs for the Advanced Encryption Standard (AES) are presented. The first is believed to be the fastest, achieving 25 Gbps throughput using a Xilinx Spartan-III (XC3...
Tim Good, Mohammed Benaissa
DNA
2005
Springer
134views Bioinformatics» more  DNA 2005»
15 years 6 months ago
Complexity of Compact Proofreading for Self-assembled Patterns
Abstract. Fault-tolerance is a critical issue for biochemical computation. Recent theoretical work on algorithmic self-assembly has shown that error correcting tile sets are possib...
David Soloveichik, Erik Winfree