Sciweavers

3865 search results - page 48 / 773
» Active memory operations
Sort
View
TJS
2010
145views more  TJS 2010»
14 years 11 months ago
Analyzing and enhancing the parallel sort operation on multithreaded architectures
The Sort operation is a core part of many critical applications. Despite the large efforts to parallelize it, the fact that it suffers from high data-dependencies vastly limits it...
Layali K. Rashid, Wessam Hassanein, Moustafa A. Ha...
DATE
2006
IEEE
77views Hardware» more  DATE 2006»
15 years 10 months ago
Soft-error classification and impact analysis on real-time operating systems
This paper investigates the sensitivity of real-time systems running applications under operating systems that are subject to soft-errors. We consider applications using different...
N. Ignat, B. Nicolescu, Yvon Savaria, Gabriela Nic...
HICSS
2009
IEEE
106views Biometrics» more  HICSS 2009»
15 years 11 months ago
A Radical Approach to Network-on-Chip Operating Systems
Operating systems were created to provide multiple tasks with access to scarce hardware resources like CPU, memory, or storage. Modern programmable hardware, however, may contain ...
Michael Engel, Olaf Spinczyk
IPPS
2006
IEEE
15 years 10 months ago
Reducing the associativity and size of step caches in CRCW operation
Step caches are caches in which data entered to an cache array is kept valid only until the end of ongoing step of execution. Together with an advanced pipelined multithreaded arc...
M. Forsell
RTCSA
2005
IEEE
15 years 10 months ago
LyraNET: A Zero-Copy TCP/IP Protocol Stack for Embedded Operating Systems
Embedded systems are usually resource limited in terms of processing power, memory, and power consumption, thus embedded TCP/IP should be designed to make the best use of limited ...
Yun-Chen Li, Mei-Ling Chiang