433 search results - page 28 / 87 » Activity-driven clock design for low power circuits |
105
click to vote
ISQED
2009
IEEE
15 years 8 months ago
2009
IEEE
- Designing a power-gating structure with high performance in the active mode and low leakage and short wakeup time during standby mode is an important and challenging task. This p...
122
click to vote
DFT
1999
IEEE
15 years 6 months ago
1999
IEEE
In the last decade, researchers have devoted increasing efforts to reduce the average power consumption in VLSI systems during normal operation mode, while power consumption durin...
ARVLSI
1997
IEEE
15 years 6 months ago
1997
IEEE
IBM founded the Austin Research Laboratory to investigate high-performance microprocessorbased systems. Initial e orts have focused on design for high frequency. This resulted in ...
ISLPED
2003
ACM
15 years 7 months ago
2003
ACM
Low power technology is impacting our society by creating the newly emerging digital consumer market, which leads to the nomadic life-style. In this paper, historical review of th...
ISLPED
2005
ACM
15 years 7 months ago
2005
ACM
This paper discusses a number of circuit techniques which address the DC and AC distortion performance of a low power current steering Digital-to-Analog Converter design. The desi...