433 search results - page 78 / 87 » Activity-driven clock design for low power circuits |
106
click to vote
SLIP
2003
ACM
15 years 7 months ago
2003
ACM
Aggressive process scaling and increasing clock rates have made crosstalk noise an important issue in VLSI design. Switching on adjacent wires on long bus lines can increase delay...
105
click to vote
DAC
2006
ACM
16 years 2 months ago
2006
ACM
Three-dimensional (3-D) integrated circuits have emerged as promising candidates to overcome the interconnect bottlenecks of nanometer scale designs. While they offer several othe...
126
click to vote
ISLPED
2009
ACM
15 years 8 months ago
2009
ACM
In this paper, we observe that minimum energy Emin of subthreshold logic dramatically increases when reaching 45 nm node. We demonstrate by circuit simulation and analytical model...
107
click to vote
DAC
2005
ACM
15 years 3 months ago
2005
ACM
Methodology, EDA Flow, scripts, and documentation plays a tremendous role in the deployment and standardization of advanced design techniques. In this paper we focus not only on l...
109
click to vote
DATE
2008
IEEE
15 years 8 months ago
2008
IEEE
The Software-Defined Radio (SDR) concept aims to enabling costeffective multi-mode baseband solutions for wireless terminals. However, the growing complexity of new communication ...