Sciweavers

75 search results - page 6 / 15
» Adaptive Compressed Caching: Design and Implementation
Sort
View
99
Voted
IEEEPACT
2003
IEEE
15 years 5 months ago
Memory Hierarchy Design for a Multiprocessor Look-up Engine
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
Jean-Loup Baer, Douglas Low, Patrick Crowley, Neal...
108
Voted
CF
2007
ACM
15 years 3 months ago
Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors
Energy-efficient microprocessor designs are one of the major concerns in both high performance and embedded processor domains. Furthermore, as process technology advances toward d...
Juan M. Cebrian, Juan L. Aragón, José...
95
Voted
MICRO
1997
IEEE
82views Hardware» more  MICRO 1997»
15 years 3 months ago
Procedure Based Program Compression
Cost and power consumption are two of the most important design factors for many embedded systems, particularly consumer devices. Products such as Personal Digital Assistants, pag...
Darko Kirovski, Johnson Kin, William H. Mangione-S...
92
Voted
ICDE
2003
IEEE
208views Database» more  ICDE 2003»
15 years 5 months ago
DBProxy: A dynamic data cache for Web applications
The majority of web pages served today are generated dynamically, usually by an application server querying a back-end database. To enhance the scalability of dynamic content serv...
Khalil Amiri, Sanghyun Park, Renu Tewari, Sriram P...
VIS
2007
IEEE
101views Visualization» more  VIS 2007»
16 years 28 days ago
Random-Accessible Compressed Triangle Meshes
With the exponential growth in size of geometric data, it is becoming increasingly important to make effective use of multilevel caches, limited disk storage, and bandwidth. As a r...
Sung-Eui Yoon, Peter Lindstrom