173 search results - page 16 / 35 » Adaptive execution techniques for SMT multiprocessor archite... |
106
click to vote
CC
2010
Springer
15 years 6 months ago
2010
Springer
On Chip Multiprocessors (CMP), it is common that multiple cores share certain levels of cache. The sharing increases the contention in cache and memory-to-chip bandwidth, further h...
DAGSTUHL
2009
15 years 29 days ago
2009
Modelling architectural information is particularly important because of the acknowledged crucial role of software architecture in raising the level of abstraction during developme...
116
click to vote
HPCA
2007
IEEE
16 years 7 days ago
2007
IEEE
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On t...
122
click to vote
TPDS
2008
14 years 11 months ago
2008
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On th...
103
click to vote
FORMATS
2008
Springer
15 years 1 months ago
2008
Springer
Abstract. The design of critical embedded real-time systems requires high confidence in the architecture and the implemented functionalities. Classically, such functions are suppor...