Sciweavers

173 search results - page 1 / 35
» Adaptive execution techniques for SMT multiprocessor archite...
Sort
View
82
Voted
PPOPP
2005
ACM
15 years 3 months ago
Adaptive execution techniques for SMT multiprocessor architectures
Changhee Jung, Daeseob Lim, Jaejin Lee, Sangyong H...
HPCA
2012
IEEE
13 years 5 months ago
BulkSMT: Designing SMT processors for atomic-block execution
Multiprocessor architectures that continuously execute atomic blocks (or chunks) of instructions can improve performance and software productivity. However, all of the prior propo...
Xuehai Qian, Benjamin Sahelices, Josep Torrellas
89
Voted
PPOPP
2003
ACM
15 years 2 months ago
Improving server software support for simultaneous multithreaded processors
Simultaneous multithreading (SMT) represents a fundamental shift in processor capability. SMT's ability to execute multiple threads simultaneously within a single CPU offers ...
Luke McDowell, Susan J. Eggers, Steven D. Gribble
78
Voted
IEEEPACT
2006
IEEE
15 years 3 months ago
Adaptive reorder buffers for SMT processors
In SMT processors, the complex interplay between private and shared datapath resources needs to be considered in order to realize the full performance potential. In this paper, we...
Joseph J. Sharkey, Deniz Balkan, Dmitry Ponomarev
MASCOTS
2007
14 years 11 months ago
Adaptive Sampling for Efficient MPSoC Architecture Simulation
—Modern micro-architecture simulators are many orders of magnitude slower than the hardware they simulate. The use of multiprocessor architectures for supporting future mobile an...
Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar