Sciweavers

173 search results - page 29 / 35
» Adaptive execution techniques for SMT multiprocessor archite...
Sort
View
DT
2000
88views more  DT 2000»
14 years 11 months ago
Postsilicon Validation Methodology for Microprocessors
f abstraction as applicable to break the problem's complexity, and innovating better techniques to address complexity of new microarchitectural features. Validation techniques...
Hemant G. Rotithor
HPCA
2008
IEEE
16 years 6 days ago
Amdahl's Law in the multicore era
We apply Amdahl's Law to multicore chips using symmetric cores, asymmetric cores, and dynamic techniques that allows cores to work together on sequential execution. To Amdahl...
Mark D. Hill
DAC
2002
ACM
16 years 25 days ago
A fast on-chip profiler memory
Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profilin...
Roman L. Lysecky, Susan Cotterell, Frank Vahid
DSN
2007
IEEE
15 years 6 months ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
C3S2E
2009
ACM
15 years 6 months ago
Integrating heterogeneous user interfaces in service oriented web applications
Service Oriented Architecture (SOA) is a design framework that permits the developer to build complex applications from smaller modules called “services”. When applying SOA to...
Matthias Tilsner, Adrian Fiech, Thomas Specht