Sciweavers

7253 search results - page 57 / 1451
» Agile Performance Testing
Sort
View
82
Voted
WWW
2009
ACM
15 years 10 months ago
Efficient application placement in a dynamic hosting platform
Web hosting providers are increasingly looking into dynamic hosting to reduce costs and improve the performance of their platforms. Instead of provisioning fixed resources to each...
Zakaria Al-Qudah, Hussein A. Alzoubi, Mark Allman,...
75
Voted
ISQED
2002
IEEE
83views Hardware» more  ISQED 2002»
15 years 3 months ago
A Hybrid BIST Architecture and Its Optimization for SoC Testing
This paper presents a hybrid BIST architecture and methods for optimizing it to test systems-on-chip in a cost effective way. The proposed self-test architecture can be implemente...
Gert Jervan, Zebo Peng, Raimund Ubar, Helena Kruus
ISQED
2000
IEEE
131views Hardware» more  ISQED 2000»
15 years 2 months ago
Low Power Testing of VLSI Circuits: Problems and Solutions
Power and energy consumption of digital systems may increase significantly during testing. This extra power consumption due to test application may give rise to severe hazards to ...
Patrick Girard
100
Voted
DFT
2004
IEEE
101views VLSI» more  DFT 2004»
15 years 1 months ago
Designs for Reducing Test Time of Distributed Small Embedded SRAMs
This paper proposes a test architecture aimed at reducing test time of distributed small embedded SRAMs (eSRAMs). This architecture improves the one proposed in [4, 5]. The improv...
Baosheng Wang, Yuejian Wu, André Ivanov
CSDA
2011
14 years 5 months ago
An affine invariant multiple test procedure for assessing multivariate normality
: A multiple test procedure for assessing multivariate normality (MVN) that combines a finite set of affine invariant test statistics for MVN is proposed. This combination is base...
Carlos Tenreiro