Sciweavers

6939 search results - page 1117 / 1388
» Algorithm Engineering for Parallel Computation
Sort
View
130
Voted
ASAP
2007
IEEE
134views Hardware» more  ASAP 2007»
15 years 10 months ago
Real-time FPGA-implementation for blue-sky Detection
Currently, television sets with flat plasma and LCD screens with improved resolutions and better color quality are emerging. To fully utilize their capabilities, lower resolution...
Nhut Thanh Quach, Bahman Zafarifar, Georgi Gaydadj...
ASAP
2007
IEEE
95views Hardware» more  ASAP 2007»
15 years 10 months ago
Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router
With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip and multicore architect...
Sumit D. Mediratta, Jeffrey T. Draper
164
Voted
MIDDLEWARE
2005
Springer
15 years 9 months ago
Composite Subscriptions in Content-Based Publish/Subscribe Systems
Distributed publish/subscribe systems are naturally suited for processing events in distributed systems. However, support for expressing patterns about disparate events and algorit...
Guoli Li, Hans-Arno Jacobsen
ICPP
2002
IEEE
15 years 9 months ago
Optimal Code Size Reduction for Software-Pipelined Loops on DSP Applications
Code size expansion of software-pipelined loops is a critical problem for DSP systems with strict code size constraint. Some ad-hoc code size reduction techniques were used to try...
Qingfeng Zhuge, Zili Shao, Edwin Hsing-Mean Sha
122
Voted
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
15 years 7 months ago
MultiNoC: A Multiprocessing System Enabled by a Network on Chip
The MultiNoC system implements a programmable onchip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed inter...
Aline Mello, Leandro Möller, Ney Calazans, Fe...
« Prev « First page 1117 / 1388 Last » Next »