Sciweavers

1108 search results - page 71 / 222
» Algorithm Transformation for FPGA Implementation
Sort
View
VIP
2001
15 years 5 months ago
High-speed Parameterisable Hough Transform Using Reconfigurable Hardware
Recent developments in reconfigurable hardware technologies have offered high-density high-speed devices with the ability for custom computing whilst maintaining the flexibility o...
Dixon D. S. Deng, Hossam A. ElGindy
SCAM
2005
IEEE
15 years 10 months ago
Pointer Analysis for Source-to-Source Transformations
We present a pointer analysis algorithm designed for source-to-source transformations. Existing techniques for pointer analysis apply a collection of inference rules to a dismantl...
Marcio Buss, Stephen A. Edwards, Bin Yao, Dan G. W...
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
15 years 9 months ago
Divide and concatenate: a scalable hardware architecture for universal MAC
We present a cryptographic architecture optimization technique called divide-and-concatenate based on two observations: (i) the area of a multiplier and associated data path decre...
Bo Yang, Ramesh Karri, David A. McGrew
DATE
2000
IEEE
136views Hardware» more  DATE 2000»
15 years 8 months ago
Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing
This paper presents a single chip implementation of a space-time algorithm for co-channel interference (CCI) and intersymbol interference (ISI) reduction in GSM/DCS systems. The t...
U. Girola, A. Picciriello, D. Vincenzoni
STOC
2006
ACM
244views Algorithms» more  STOC 2006»
16 years 4 months ago
Approximate nearest neighbors and the fast Johnson-Lindenstrauss transform
We introduce a new low-distortion embedding of d 2 into O(log n) p (p = 1, 2), called the Fast-Johnson-LindenstraussTransform. The FJLT is faster than standard random projections ...
Nir Ailon, Bernard Chazelle