Sciweavers

18306 search results - page 3136 / 3662
» Algorithmics in Exponential Time
Sort
View
ASPDAC
2004
ACM
120views Hardware» more  ASPDAC 2004»
15 years 10 months ago
Temporal floorplanning using 3D-subTCG
Improving logic capacity by time-sharing, dynamically reconfigurable FPGAs are employed to handle designs of high complexity and functionality. In this paper, we use a novel topo...
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang, Hsin-...
CF
2004
ACM
15 years 10 months ago
Integrated temporal and spatial scheduling for extended operand clustered VLIW processors
Centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption and are thus not suitable for consumer electronic devices. The conse...
Rahul Nagpal, Y. N. Srikant
CSCW
2004
ACM
15 years 10 months ago
Towards dynamic collaboration architectures
In this paper, we introduce the concept of dynamically changing between centralized, replicated, and hybrid collaboration architectures. It is implemented by providing users a fun...
Goopeel Chung, Prasun Dewan
DOLAP
2004
ACM
15 years 10 months ago
Experimental evidence on partitioning in parallel data warehouses
Parallelism can be used for major performance improvement in large Data warehouses (DW) with performance and scalability challenges. A simple low-cost shared-nothing architecture ...
Pedro Furtado
ISPD
2004
ACM
126views Hardware» more  ISPD 2004»
15 years 10 months ago
Recursive bisection based mixed block placement
Many current designs contain a large number of standard cells intermixed with larger macro blocks. The range of size in these “mixed block” designs complicates the placement p...
Ateen Khatkhate, Chen Li 0004, Ameya R. Agnihotri,...
« Prev « First page 3136 / 3662 Last » Next »