Sciweavers

18306 search results - page 3354 / 3662
» Algorithmics in Exponential Time
Sort
View
ISCA
2000
IEEE
107views Hardware» more  ISCA 2000»
15 years 7 months ago
A fully associative software-managed cache design
As DRAM access latencies approach a thousand instructionexecution times and on-chip caches grow to multiple megabytes, it is not clear that conventional cache structures continue ...
Erik G. Hallnor, Steven K. Reinhardt
ISPD
2000
ACM
113views Hardware» more  ISPD 2000»
15 years 7 months ago
Floorplan area minimization using Lagrangian relaxation
modules can be handled in constraint graphs efficiently. This Floorplan area minimization is an important problem because many modules have shape flexibilities during the floorplan...
Fung Yu Young, Chris C. N. Chu, W. S. Luk, Y. C. W...
SIGGRAPH
2000
ACM
15 years 7 months ago
Video textures
This paper introduces a new type of medium, called a video texture, which has qualities somewhere between those of a photograph and a video. A video texture provides a continuous ...
Arno Schödl, Richard Szeliski, David Salesin,...
ISPD
1999
ACM
85views Hardware» more  ISPD 1999»
15 years 7 months ago
Optimal partitioners and end-case placers for standard-cell layout
We study alternatives to FM-based partitioning in the context of end-case processing for top-down standard-cell placement. The primary motivation is that small partitioning instan...
Andrew E. Caldwell, Andrew B. Kahng, Igor L. Marko...
ICNP
1999
IEEE
15 years 7 months ago
Automated Protocol Implementations Based on Activity Threads
In this paper we present a new approach for the automated mapping of formal descriptions into activity thread implementations. Our approach resolves semantic conflicts by reorderi...
Peter Langendörfer, Hartmut König
« Prev « First page 3354 / 3662 Last » Next »