Sciweavers

317 search results - page 33 / 64
» An ASIP design methodology for embedded systems
Sort
View
CODES
2001
IEEE
15 years 5 months ago
Towards effective embedded processors in codesigns: customizable partitioned caches
This paper explores an application-specific customization technique for the data cache, one of the foremost area/power consuming and performance determining microarchitectural fea...
Peter Petrov, Alex Orailoglu
DAC
2001
ACM
16 years 2 months ago
Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
Crosstalk effects degrade the integrity of signals traveling on long interconnects and must be addressed during manufacturing testing. External testing for crosstalk is expensive ...
Li Chen, Xiaoliang Bai, Sujit Dey
IWSOC
2003
IEEE
137views Hardware» more  IWSOC 2003»
15 years 6 months ago
Hardware Partitioning Software for Dynamically Reconfigurable SoC Design
CAD tools support is essential in the success of today digital system design methodologies. Unfortunately, most of the classical design tools do not take into account the possibil...
Philippe Brunet, Camel Tanougast, Yves Berviller, ...
CSMR
2006
IEEE
15 years 7 months ago
Towards a Holistic Approach to Redesigning Legacy Applications for the Web with UWAT
Web applications design methodologies hold the promise of engineering high-quality and long-lived Web systems and rich Internet applications. However, many such methodologies focu...
Damiano Distante, Scott R. Tilley, Gerardo Canfora
CODES
2007
IEEE
15 years 7 months ago
Ensuring secure program execution in multiprocessor embedded systems: a case study
Multiprocessor SoCs are increasingly deployed in embedded systems with little or no security features built in. Code Injection attacks are one of the most commonly encountered sec...
Krutartha Patel, Sridevan Parameswaran, Seng Lin S...