Sciweavers

317 search results - page 43 / 64
» An ASIP design methodology for embedded systems
Sort
View
DAC
1999
ACM
15 years 5 months ago
Microprocessor Based Testing for Core-Based System on Chip
The purpose of this paper is to develop a exible design for test methodology for testing a core-based system on chip SOC. The novel feature of the approach is the use an embedde...
Christos A. Papachristou, F. Martin, Mehrdad Noura...
CASE
2011
102views more  CASE 2011»
14 years 1 months ago
Towards an automated verification process for industrial safety applications
— Legacy systems that do not conform to the norms and regulations imposed by recent safety standards have to be upgraded to meet safety requirements. In this paper, we describe a...
Kleanthis Thramboulidis, Doaa Soliman, Georg Frey
DAC
2001
ACM
16 years 2 months ago
Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors
We present a methodology for microarchitectural customization of embedded processors by exploiting application information, thus attaining the twin benefits of processor standardi...
Peter Petrov, Alex Orailoglu
ASPDAC
2008
ACM
92views Hardware» more  ASPDAC 2008»
15 years 3 months ago
Design space exploration for a coarse grain accelerator
- In the design process of a reconfigurable accelerator employing in an embedded system, multitude parameters may result in remarkable complexity and a large design space. Design s...
Farhad Mehdipour, Hamid Noori, Morteza Saheb Zaman...
DATE
2007
IEEE
92views Hardware» more  DATE 2007»
15 years 7 months ago
Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware
Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, we propose a logic design style, called as Precharge Masked Reed-Muller ...
Kuan Jen Lin, Shan Chien Fang, Shih Hsien Yang, Ch...