33 search results - page 4 / 7 » An Architecture for Fault-Tolerant Computation with Stochast... |
100
click to vote
DAC
2003
ACM
15 years 2 months ago
2003
ACM
We present a novel method to efficiently generate, compress and apply test patterns in a logic BIST architecture. Patterns are generated by a modified automatic test pattern gener...
DAC
2004
ACM
15 years 2 months ago
2004
ACM
In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The length and number of feed...
DAC
2005
ACM
15 years 10 months ago
2005
ACM
As Si CMOS devices are scaled down into the nanoscale regime, current computer architecture approaches are reaching their practical limits. Future nano-architectures will confront...
DAC
2006
ACM
15 years 10 months ago
2006
ACM
Correctness is a paramount attribute of any microprocessor design; however, without novel technologies to tame the increasing complexity of design verification, the amount of bugs...
156
click to vote
ASPLOS
2009
ACM
15 years 10 months ago
2009
ACM
Even though graphics processors (GPUs) are becoming increasingly popular for general purpose computing, current (and likely near future) generations of GPUs do not provide hardwar...