Sciweavers

201 search results - page 37 / 41
» An Authorization Logic With Explicit Time
Sort
View
MICRO
2010
IEEE
172views Hardware» more  MICRO 2010»
14 years 7 months ago
Architectural Support for Fair Reader-Writer Locking
Abstract--Many shared-memory parallel systems use lockbased synchronization mechanisms to provide mutual exclusion or reader-writer access to memory locations. Software locks are i...
Enrique Vallejo, Ramón Beivide, Adriá...
DAC
2002
ACM
15 years 10 months ago
Scheduler-based DRAM energy management
Previous work on DRAM power-mode management focused on hardware-based techniques and compiler-directed schemes to explicitly transition unused memory modules to low-power operatin...
Victor Delaluz, Anand Sivasubramaniam, Mahmut T. K...
IEEEPACT
2005
IEEE
15 years 3 months ago
A Distributed Control Path Architecture for VLIW Processors
VLIW architectures are popular in embedded systems because they offer high-performance processing at low cost and energy. The major problem with traditional VLIW designs is that t...
Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael...
ECOWS
2007
Springer
15 years 1 months ago
A Dynamic Reconfigurable Web Service Composition Framework Using Reo Coordination Language
Web services are self-contained, modular units of application logic which provide business functionality to other applications via Internet connections. Several models have been u...
Soheil Saifipoor, Behrouz Tork Ladani, Naser Nemat...
MFCS
1991
Springer
15 years 1 months ago
CCS Dynamic Bisimulation is Progressing
Weak Observational Congruence (woc) defined on CCS agents is not a bisimulation since it does not require two states reached by bisimilar computations of woc agents to be still w...
Ugo Montanari, Vladimiro Sassone