Sciweavers

72 search results - page 13 / 15
» An Efficient, Scalable Hardware Engine for Boolean SATisfiab...
Sort
View
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
15 years 5 months ago
ASIP architecture for multi-standard wireless terminals
This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multistandard wireles...
Daniele Lo Iacono, J. Zory, Ettore Messina, N. Pia...
CODES
2002
IEEE
15 years 4 months ago
Design of multi-tasking coprocessor control for Eclipse
Eclipse defines a heterogeneous multiprocessor architecture template for data-dependent stream processing. Intended as a scalable and flexible subsystem of forthcoming media-proce...
Martijn J. Rutten, Jos T. J. van Eijndhoven, Evert...
ICSE
2004
IEEE-ACM
15 years 11 months ago
Assume-Guarantee Verification of Source Code with Design-Level Assumptions
Model checking is an automated technique that can be used to determine whether a system satisfies certain required properties. To address the "state explosion" problem a...
Dimitra Giannakopoulou, Corina S. Pasareanu, Jamie...
CODES
2007
IEEE
15 years 5 months ago
Dynamic security domain scaling on symmetric multiprocessors for future high-end embedded systems
We propose a method for dynamic security domain scaling on SMPs that offers both highly scalable performance and high security for future high-end embedded systems. Its most impor...
Hiroaki Inoue, Akihisa Ikeno, Tsuyoshi Abe, Junji ...
ICDE
2010
IEEE
202views Database» more  ICDE 2010»
15 years 11 months ago
Generating code for holistic query evaluation
We present the application of customized code generation to database query evaluation. The idea is to use a collection of highly efficient code templates and dynamically instantiat...
Konstantinos Krikellas, Marcelo Cintra, Stratis Vi...