Sciweavers

36 search results - page 3 / 8
» An Efficient VLIW DSP Architecture for Baseband Processing
Sort
View
VLSISP
2002
93views more  VLSISP 2002»
13 years 5 months ago
Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers
Abstract. This paper presents a reduced-complexity, fixed-point algorithm and efficient real-time VLSI architectures for multiuser channel estimation, one of the core baseband proc...
Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. ...
ICCD
2000
IEEE
159views Hardware» more  ICCD 2000»
13 years 10 months ago
Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures
This paper aims to provide a quantitative understanding of the performance of DSP and multimedia applications on very long instruction word (VLIW), single instruction multiple dat...
Deependra Talla, Lizy Kurian John, Viktor S. Lapin...
GLOBECOM
2007
IEEE
13 years 8 months ago
The Quality-Energy Scalable OFDMA Modulation for Low Power Transmitter and VLIW Processor Based Implementation
: The improvement of spectral efficiency comes at the cost of exponential increment of signal processing complexity [1]. Hence, the energy-efficiency of baseband has recently turne...
Min Li, Bruno Bougard, Eduardo Lopez-Estraviz, And...
ASAP
2000
IEEE
163views Hardware» more  ASAP 2000»
13 years 10 months ago
Efficient VLSI Architectures for Baseband Signal Processing in Wireless Base-Station Receivers
Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. ...
ERSA
2006
128views Hardware» more  ERSA 2006»
13 years 7 months ago
Reconfigurable Turbo/Viterbi Channel Decoder in the Coarse-Grained Montium Architecture
Mobile wireless communication systems become multi-mode systems. These future mobile systems employ multiple wireless communication standards, which are different by means of algor...
Gerard K. Rauwerda, Gerard J. M. Smit, Casper R. W...