Sciweavers

644 search results - page 57 / 129
» An Experimental Chip to Evaluate Test Techniques: Experiment...
Sort
View
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
15 years 6 months ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
CCGRID
2001
IEEE
15 years 3 months ago
Gekko: A Metalevel for Adaptation in Nexus
In this paper, we describe the results of an experiment to add support for multimethod communication to the NexusJava communications library using metalevel programming techniques...
Darren Webb, Andrew L. Wendelborn
ITC
2003
IEEE
168views Hardware» more  ITC 2003»
15 years 5 months ago
A Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy
Embedded memories are among the most widely used cores in current system-on-chip (SOC) implementations. Memory cores usually occupy a significant portion of the chip area, and do...
Jin-Fu Li, Jen-Chieh Yeh, Rei-Fu Huang, Cheng-Wen ...
KCAP
2011
ACM
14 years 2 months ago
Let's agree to disagree: on the evaluation of vocabulary alignment
Gold standard mappings created by experts are at the core of alignment evaluation. At the same time, the process of manual evaluation is rarely discussed. While the practice of ha...
Anna Tordai, Jacco van Ossenbruggen, Guus Schreibe...
LREC
2008
81views Education» more  LREC 2008»
15 years 1 months ago
Speech Errors on Frequently Observed Homophones in French: Perceptual Evaluation vs Automatic Classification
The present contribution aims at increasing our understanding of automatic speech recognition (ASR) errors involving frequent homophone or almost homophone words by confronting th...
Rena Nemoto, Ioana Vasilescu, Martine Adda-Decker