Sciweavers

644 search results - page 59 / 129
» An Experimental Chip to Evaluate Test Techniques: Experiment...
Sort
View
IEEEPACT
2006
IEEE
15 years 6 months ago
Self-checking instructions: reducing instruction redundancy for concurrent error detection
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
AVI
2006
15 years 1 months ago
An evaluation of depth perception on volumetric displays
We present an experiment that compares volumetric displays to existing 3D display techniques in three tasks that require users to perceive depth in 3D scenes. Because they generat...
Tovi Grossman, Ravin Balakrishnan
SAC
2009
ACM
15 years 6 months ago
An empirical study of incorporating cost into test suite reduction and prioritization
Software developers use testing to gain and maintain confidence in the correctness of a software system. Automated reduction and prioritization techniques attempt to decrease the...
Adam M. Smith, Gregory M. Kapfhammer
VEE
2012
ACM
269views Virtualization» more  VEE 2012»
13 years 7 months ago
SimTester: a controllable and observable testing framework for embedded systems
In software for embedded systems, the frequent use of interrupts for timing, sensing, and I/O processing can cause concurrency faults to occur due to interactions between applicat...
Tingting Yu, Witawas Srisa-an, Gregg Rothermel
SIGIR
2005
ACM
15 years 5 months ago
Controlling overlap in content-oriented XML retrieval
The direct application of standard ranking techniques to retrieve individual elements from a collection of XML documents often produces a result set in which the top ranks are dom...
Charles L. A. Clarke