644 search results - page 65 / 129 » An Experimental Chip to Evaluate Test Techniques: Experiment... |
104
click to vote
BMCBI
2005
14 years 11 months ago
2005
Background: Many classification approaches have been applied to analyzing transcriptional regulation of gene expressions. These methods build models that can explain a gene's...
100
click to vote
CSE
2009
IEEE
15 years 3 months ago
2009
IEEE
— Low energy consumption is a critical issue in embedded systems design. As the technology feature sizes of SoC (Systems on Chip) become smaller and smaller, the percentage of le...
DATE
2008
IEEE
15 years 6 months ago
2008
IEEE
—The contribution of memory latency to execution time continues to increase, and latency hiding mechanisms become ever more important for efficient processor design. While high-...
ISCA
2000
IEEE
15 years 4 months ago
2000
IEEE
While architects understandhow to build cost-effective parallel machines across a wide spectrum of machine sizes (ranging from within a single chip to large-scale servers), the re...
ASPDAC
2006
ACM
15 years 5 months ago
2006
ACM
— In this paper, we introduce a novel substrate noise estimation technique during early floorplanning, based on the concept of Block Preference Directed Graph (BPDG) and the cla...