Sciweavers

644 search results - page 70 / 129
» An Experimental Chip to Evaluate Test Techniques: Experiment...
Sort
View
DCC
2007
IEEE
15 years 11 months ago
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces
Instruction and data address traces are widely used by computer designers for quantitative evaluations of new architectures and workload characterization, as well as by software de...
Milena Milenkovic, Aleksandar Milenkovic, Martin B...
VLSID
1998
IEEE
116views VLSI» more  VLSID 1998»
15 years 4 months ago
Synthesis of Testable RTL Designs
With several commercial tools becoming available, the high-level synthesis of applicationspeci c integrated circuits is nding wide spread acceptance in VLSI industry today. Existi...
C. P. Ravikumar, Sumit Gupta, Akshay Jajoo
BMCBI
2006
213views more  BMCBI 2006»
14 years 12 months ago
CoXpress: differential co-expression in gene expression data
Background: Traditional methods of analysing gene expression data often include a statistical test to find differentially expressed genes, or use of a clustering algorithm to find...
Michael Watson
SBCCI
2005
ACM
98views VLSI» more  SBCCI 2005»
15 years 5 months ago
Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation
This work addresses the problem of application mapping in networks-on-chip (NoCs). It explores the importance of characterizing network traffic to effectively predict NoC energy c...
José Carlos S. Palma, César A. M. Ma...
DAC
2005
ACM
15 years 1 months ago
Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits
Reliability of nanometer circuits is becoming a major concern in today’s VLSI chip design due to interferences from multiple noise sources as well as radiation-induced soft erro...
Chong Zhao, Yi Zhao, Sujit Dey