Sciweavers

144 search results - page 13 / 15
» An Extended Extremal Optimisation Model for Parallel Archite...
Sort
View
177 views 99 votes 15 years 2 months ago  ICVGIP 2008»
The GPUs pack high computation power and a restricted architecture into easily available hardware today. They are now used as computation co-processors and come with programming m...
136 views 137 votes 15 years 1 months ago  ENGL 2007»
— In this work, an hybrid, self-configurable, multilayered and evolutionary subsumption architecture for cognitive agents is developed. Each layer of the multilayered architectur...
146 views 115 votes 15 years 7 months ago  HPCC 2005»
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
118 views 98 votes 15 years 8 months ago  EDOC 2009»
The impact IT systems have on organizations is widely debated, both in academia and industry. This paper describes a quantitative framework for analyzing organizational impact fro...
95 views 110 votes 15 years 7 months ago  EGC 2005»
Abstract. The paper presents proposed Security Architecture for Open Collaborative Environment (OCE) being developed in the framework of the Collaboratory.nl (CNL) project with the...
153 views 101 votes 15 years 6 months ago  DATE 2010»
— This paper describes a Model Order Reduction algorithm for multi-dimensional parameterized systems, based on a sampling procedure which incorporates a low order moment matching...
127 views 105 votes 15 years 8 months ago  IEEEPACT 2009»
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
103 views 97 votes 15 years 6 months ago  CGI 2003»
In contrast to the extensively researched modeling of plant architecture, the modeling of plant organs largely remains an open problem. In this paper, we propose a method for mode...
286 views 90 votes 15 years 8 months ago  ASPLOS 2010»
As the number of devices available per chip continues to increase, the computational potential of future computer architectures grows likewise. While this is a clear benefit for f...
174 views 139 votes 16 years 2 months ago  HPCA 2009»
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...