Sciweavers

144 search results - page 14 / 29
» An Extended Extremal Optimisation Model for Parallel Archite...
Sort
View
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
15 years 5 months ago
HORUS - high-dimensional Model Order Reduction via low moment-matching upgraded sampling
— This paper describes a Model Order Reduction algorithm for multi-dimensional parameterized systems, based on a sampling procedure which incorporates a low order moment matching...
Jorge Fernandez Villena, Luis Miguel Silveira
IEEEPACT
2009
IEEE
15 years 6 months ago
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
Rajkishore Barik, Vivek Sarkar
CGI
2003
IEEE
15 years 5 months ago
Modeling lobed leaves
In contrast to the extensively researched modeling of plant architecture, the modeling of plant organs largely remains an open problem. In this paper, we propose a method for mode...
Lars Mündermann, Peter MacMurchy, Juraj Pivov...
ASPLOS
2010
ACM
15 years 6 months ago
Cortical architectures on a GPGPU
As the number of devices available per chip continues to increase, the computational potential of future computer architectures grows likewise. While this is a clear benefit for f...
Andrew Nere, Mikko Lipasti
HPCA
2009
IEEE
16 years 13 days ago
Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...
Lide Duan, Bin Li, Lu Peng