Sciweavers

347 search results - page 26 / 70
» An Input Output HMM Architecture
Sort
View
AMS
2007
Springer
229views Robotics» more  AMS 2007»
15 years 3 months ago
A Unified Robotic Software Architecture for Service Robotics and Networks of Smart Sensors
Abstract. This paper proposes a novel architecture for the programming of multi-modal service robots and networked sensors. The presented software framework eases the development o...
Daniel Westhoff, Jianwei Zhang
WSC
2008
15 years 2 months ago
Architecture for modeling, simulation, and execution of PLC based manufacturing system
In this paper, we propose an integrated architecture for modeling, simulation, and execution of PLC (Programmable Logic Controller) based manufacturing system. The main objective ...
Devinder Thapa, Chang Mok Park, Kwan Hee Han, Sang...
CODES
2006
IEEE
15 years 5 months ago
Layout aware design of mesh based NoC architectures
Design of System-on-Chip (SoC) with regular mesh based Network-on-Chip (NoC) consists of mapping processing cores to routers, and routing of the traffic traces on the topology suc...
Krishnan Srinivasan, Karam S. Chatha
CDES
2006
184views Hardware» more  CDES 2006»
15 years 1 months ago
Compilation for Future Nanocomputer Architectures
Compilation has a long history of translating a programmer's human-readable code into machine instructions designed to make good use of a specific target computer. In this pa...
Thomas P. Way
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 3 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald