Sciweavers

347 search results - page 28 / 70
» An Input Output HMM Architecture
Sort
View
DAC
2006
ACM
16 years 22 days ago
Statistical logic cell delay analysis using a current-based model
A statistical model for the purpose of logic cell timing analysis in the presence of process variations is presented. A new current-based cell delay model is utilized, which can a...
Hanif Fatemi, Shahin Nazarian, Massoud Pedram
DAC
2007
ACM
16 years 23 days ago
Layered Switching for Networks on Chip
We present and evaluate a novel switching mechanism called layered switching. Conceptually, the layered switching implements wormhole on top of virtual cut-through switching. To s...
Zhonghai Lu, Ming Liu, Axel Jantsch
MASCOTS
2003
15 years 1 months ago
System-Level Simulation Modeling with MLDesigner
System-level design presents special simulation modeling challenges. System-level models address the architectural and functional performance of complex systems. Systems are decom...
Gunar Schorcht, Ian A. Troxel, Keyvan Farhangian, ...
NIPS
1993
15 years 1 months ago
Surface Learning with Applications to Lipreading
Most connectionist research has focused on learning mappings from one space to another (eg. classification and regression). This paper introduces the more general task of learnin...
Christoph Bregler, Stephen M. Omohundro
75
Voted
ISCAS
2007
IEEE
132views Hardware» more  ISCAS 2007»
15 years 6 months ago
On-Line Histogram Equalization for Flash ADC
— We present theory, design and measurement results for an on-line histogram equalization algorithm implemented on a 750MS/s 6b flash analog to digital converter in standard 0.3...
Yanyi Liu Wong, Marc H. Cohen, Pamela Abshire