Sciweavers

421 search results - page 42 / 85
» An Intelligent Parallel Loop Scheduling for Parallelizing Co...
Sort
View
PPAM
2005
Springer
15 years 3 months ago
Towards an Intelligent Grid Scheduling System
The main objective of the Intelligent GRID Scheduling System (ISS) project is to provide a middleware infrastructure allowing a good positioning and scheduling of real life applic...
Ralf Gruber, Vincent Keller, Pierre Kuonen, Marie-...
CONPAR
1994
15 years 1 months ago
A Framework for Resource-Constrained Rate-Optimal Software Pipelining
The rapid advances in high-performancecomputer architectureand compilationtechniques provide both challenges and opportunitiesto exploitthe rich solution space of software pipeline...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
IPPS
1997
IEEE
15 years 1 months ago
The Sparse Cyclic Distribution against its Dense Counterparts
Several methods have been proposed in the literature for the distribution of data on distributed memory machines, either oriented to dense or sparse structures. Many of the real a...
Gerardo Bandera, Manuel Ujaldon, María A. T...
91
Voted
TCAD
2008
127views more  TCAD 2008»
14 years 9 months ago
Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration
Abstract--Multimedia and DSP applications have several computationally intensive kernels which are often offloaded and accelerated by application-specific hardware. This paper pres...
Sejong Oh, Tag Gon Kim, Jeonghun Cho, Elaheh Bozor...
MICRO
2000
IEEE
88views Hardware» more  MICRO 2000»
14 years 9 months ago
Two-level hierarchical register file organization for VLIW processors
High-performance microprocessors are currently designed to exploit the inherent instruction level parallelism (ILP) available in most applications. The techniques used in their de...
Javier Zalamea, Josep Llosa, Eduard Ayguadé...