Sciweavers

421 search results - page 50 / 85
» An Intelligent Parallel Loop Scheduling for Parallelizing Co...
Sort
View
FPL
2008
Springer
150views Hardware» more  FPL 2008»
14 years 11 months ago
Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs
Wavefront algorithms, such as the Smith-Waterman algorithm, are commonly used in bioinformatics for exact local and global sequence alignment. These algorithms are highly computat...
Betul Buyukkurt, Walid A. Najjar
83
Voted
IPPS
1999
IEEE
15 years 1 months ago
A Novel Compilation Framework for Supporting Semi-Regular Distributions in Hybrid Applications
This paper explains how efficient support for semiregular distributions can be incorporated in a uniform compilation framework for hybrid applications. The key focus of this work ...
Dhruva R. Chakrabarti, Prithviraj Banerjee
IEEEPACT
2000
IEEE
15 years 2 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
IEEEPACT
2008
IEEE
15 years 4 months ago
Redundancy elimination revisited
This work proposes and evaluates improvements to previously known algorithms for redundancy elimination. Enhanced Scalar Replacement combines two classic techniques, scalar replac...
Keith D. Cooper, Jason Eckhardt, Ken Kennedy
ICPP
2002
IEEE
15 years 2 months ago
Optimal Code Size Reduction for Software-Pipelined Loops on DSP Applications
Code size expansion of software-pipelined loops is a critical problem for DSP systems with strict code size constraint. Some ad-hoc code size reduction techniques were used to try...
Qingfeng Zhuge, Zili Shao, Edwin Hsing-Mean Sha