Sciweavers

2 search results - page 1 / 1
» An L2-miss-driven early register deallocation for SMT proces...
Sort
View
117
Voted
ICS
2007
Tsinghua U.
15 years 7 months ago
An L2-miss-driven early register deallocation for SMT processors
The register file is one of the most critical datapath components limiting the number of threads that can be supported on a Simultaneous Multithreading (SMT) processor. To allow t...
Joseph J. Sharkey, Dmitry V. Ponomarev
ICCD
2004
IEEE
101views Hardware» more  ICCD 2004»
15 years 10 months ago
Increasing Processor Performance Through Early Register Release
Modern superscalar microprocessors need sizable register files to support large number of in-flight instructions for exploiting ILP. An alternative to building large register file...
Oguz Ergin, Deniz Balkan, Dmitry V. Ponomarev, Kan...