Sciweavers

9387 search results - page 1599 / 1878
» An Optimal Process Model for a Real Time Process
Sort
View
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
16 years 1 months ago
Requirements and Concepts for Transaction Level Assertions
— The latest development of hardware design and ation methodologies shows a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction l...
Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas ...
MEMOCODE
2007
IEEE
15 years 11 months ago
Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults
Due to the rapidly growing speed and the decreasing size of gates in modern chips, the probability of faults caused by the production process grows. Already small variations lead ...
Stephan Eggersglüß, Görschwin Fey,...
IJCNN
2006
IEEE
15 years 11 months ago
Reconstruction of Gene Regulatory Networks from Temporal Microarray Data Using Pattern Recognition Techniques
- Gene regulatory networks allow us to study and understand genes’ roles in biological processes. Among others, regulatory networks help to identify pathway initiator genes and t...
Azhar Salim, Faramarz Valafar
129
Voted
ICNP
2005
IEEE
15 years 10 months ago
Can coexisting overlays inadvertently step on each other?
By allowing end hosts to make routing decisions at the application level, different overlay networks may unintentionally interfere with each other. This paper describes how multip...
Ram Keralapura, Chen-Nee Chuah, Nina Taft, Gianluc...
ICRA
2002
IEEE
115views Robotics» more  ICRA 2002»
15 years 10 months ago
A Versatile Depalletizer of Boxes Based on Range Imagery
We present a novel box depalletizing system based on images acquired with a time of flight laser sensor mounted on the hand of the robot. Scanning the upper layer of the pallet y...
Dimitrios Katsoulas, Lothar Bergen, Lambis Tassako...
« Prev « First page 1599 / 1878 Last » Next »