Sciweavers

1466 search results - page 2 / 294
» An adaptive system-on-chip for network applications
Sort
View
VLSID
2002
IEEE
128views VLSI» more  VLSID 2002»
14 years 6 months ago
System-Level Point-to-Point Communication Synthesis using Floorplanning Information
: In this paper, we present a point-to-point (P2P) communication synthesis methodology for SystemOn-Chip (SOC) design. We consider real-time systems where IP selection, mapping and...
Jingcao Hu, Yangdong Deng, Radu Marculescu
DAC
2000
ACM
14 years 7 months ago
COSY communication IP's
The Esprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. ...
Erwin A. de Kock, Frédéric Pé...
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
14 years 6 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel
FPL
2004
Springer
110views Hardware» more  FPL 2004»
13 years 11 months ago
Versatile Imaging Architecture Based on a System on Chip
Abstract. In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a System On Chip implemented in a F...
Pierre Chalimbaud, François Berry
DAC
2011
ACM
12 years 6 months ago
Modeling adaptive streaming applications with parameterized polyhedral process networks
The Kahn Process Network (KPN) model is a widely used modelof-computation to specify and map streaming applications onto multiprocessor systems-on-chips. In general, KPNs are difï...
Jiali Teddy Zhai, Hristo Nikolov, Todor Stefanov