Sciweavers

3156 search results - page 61 / 632
» An address translation simulator
Sort
View
ACISICIS
2007
IEEE
15 years 4 months ago
A Hybrid Simulated Annealing with Kempe Chain Neighborhood for the University Timetabling Problem
This paper addresses the problem of finding a feasible solution for the University Course Timetabling Problem (UCTP), i.e. a solution that satisfies all the so-called hard const...
Mauritsius Tuga, Regina Berretta, Alexandre Mendes
FCCM
2007
IEEE
169views VLSI» more  FCCM 2007»
15 years 4 months ago
FPGA-Based Multigrid Computation for Molecular Dynamics Simulations
Abstract: FPGA-based acceleration of molecular dynamics (MD) has been the subject of several recent studies. Implementing long-range forces, however, has only recently been address...
Yongfeng Gu, Martin C. Herbordt
EMSOFT
2007
Springer
15 years 3 months ago
Buffer optimization and dispatching scheme for embedded systems with behavioral transparency
Software components are modular and can enable post-deployment update, but their high overhead in runtime and memory is prohibitive for many embedded systems. This paper proposes ...
Jiwon Hahn, Pai H. Chou
ISLPED
2004
ACM
137views Hardware» more  ISLPED 2004»
15 years 3 months ago
Location cache: a low-power L2 cache system
While set-associative caches incur fewer misses than directmapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are p...
Rui Min, Wen-Ben Jone, Yiming Hu
DATE
2008
IEEE
114views Hardware» more  DATE 2008»
15 years 4 months ago
A Single-supply True Voltage Level Shifter
When a signal traverses on-chip voltage domains, a level shifter is required. Inverters can handle a high to low voltage shift with minimal leakage. For a low to high voltage leve...
Rajesh Garg, Gagandeep Mallarapu, Sunil P. Khatri