Sciweavers

149 search results - page 17 / 30
» An approach for implementing efficient superscalar CISC proc...
Sort
View
86
Voted
FPL
2007
Springer
146views Hardware» more  FPL 2007»
15 years 3 months ago
Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips
The complexity of today’s embedded applications requires modern high-performance embedded System-on-Chip (SoC) platforms to be multiprocessor architectures. Advances in FPGA tec...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
ASPDAC
2000
ACM
109views Hardware» more  ASPDAC 2000»
15 years 1 months ago
A technique for QoS-based system partitioning
Quality of service (QoS) has been an important topic of many research communities. Combined with an advanced and retargetable compiler, variability of applicationsspecific very lar...
Johnson S. Kin, Chunho Lee, William H. Mangione-Sm...
62
Voted
DAC
2008
ACM
15 years 10 months ago
Parallelizing CAD: a timely research agenda for EDA
The relative decline of single-threaded processor performance, coupled with the ongoing shift towards on chip parallelism requires that CAD applications run efficiently on paralle...
Bryan C. Catanzaro, Kurt Keutzer, Bor-Yiing Su
CARDIS
2006
Springer
146views Hardware» more  CARDIS 2006»
15 years 1 months ago
SEA: A Scalable Encryption Algorithm for Small Embedded Applications
Most present symmetric encryption algorithms result from a tradeoff between implementation cost and resulting performances. In addition, they generally aim to be implemented effici...
François-Xavier Standaert, Gilles Piret, Ne...
BMCBI
2010
139views more  BMCBI 2010»
14 years 9 months ago
A highly efficient multi-core algorithm for clustering extremely large datasets
Background: In recent years, the demand for computational power in computational biology has increased due to rapidly growing data sets from microarray and other high-throughput t...
Johann M. Kraus, Hans A. Kestler