Sciweavers

10414 search results - page 1773 / 2083
» An efficient algorithm for Co-segmentation
Sort
View
SIGGRAPH
1994
ACM
15 years 8 months ago
The RADIANCE lighting simulation and rendering system
This paper describes a physically-based rendering system tailored to the demands of lighting design and architecture. The simulation uses a light-backwards ray-tracing method with...
Gregory J. Ward
GECCO
2010
Springer
218views Optimization» more  GECCO 2010»
15 years 8 months ago
Cartesian genetic programming
This paper presents a new form of Genetic Programming called Cartesian Genetic Programming in which a program is represented as an indexed graph. The graph is encoded in the form o...
Julian Francis Miller, Simon L. Harding
ASPDAC
2007
ACM
100views Hardware» more  ASPDAC 2007»
15 years 8 months ago
Micro-architecture Pipelining Optimization with Throughput-Aware Floorplanning
- For modern processor designs in nanometer technologies, both block and interconnect pipelining are needed to achieve multi-gigahertz clock frequency, but previous approaches cons...
Yuchun Ma, Zhuoyuan Li, Jason Cong, Xianlong Hong,...
160
Voted
CASES
2007
ACM
15 years 8 months ago
Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs
Advances in semiconductor technologies have placed MPSoCs center stage as a standard architecture for embedded applications of ever increasing complexity. Efficient utilization of...
Chengmo Yang, Alex Orailoglu
135
Voted
CASES
2007
ACM
15 years 8 months ago
A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots
Delayed branching is a technique to alleviate branch hazards without expensive hardware branch prediction mechanisms. For VLIW processors with deep pipelines and many issue slots,...
Tom Vander Aa, Bingfeng Mei, Bjorn De Sutter
« Prev « First page 1773 / 2083 Last » Next »