Sciweavers

5863 search results - page 1077 / 1173
» An evaluation of the TRIPS computer system
Sort
View
ISCA
2009
IEEE
318views Hardware» more  ISCA 2009»
15 years 8 months ago
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...
Abhishek Bhattacharjee, Margaret Martonosi
EMSOFT
2009
Springer
15 years 8 months ago
Cache-aware scheduling and analysis for multicores
The major obstacle to use multicores for real-time applications is that we may not predict and provide any guarantee on real-time properties of embedded software on such platforms...
Nan Guan, Martin Stigge, Wang Yi, Ge Yu
CGO
2007
IEEE
15 years 8 months ago
Persistent Code Caching: Exploiting Code Reuse Across Executions and Applications
Run-time compilation systems are challenged with the task of translating a program’s instruction stream while maintaining low overhead. While software managed code caches are ut...
Vijay Janapa Reddi, Dan Connors, Robert Cohn, Mich...
CODES
2008
IEEE
15 years 3 months ago
Profiling of lossless-compression algorithms for a novel biomedical-implant architecture
In view of a booming market for microelectronic implants, our ongoing research work is focusing on the specification and design of a novel biomedical microprocessor core targeting...
Christos Strydis, Georgi Gaydadjiev
MASCOTS
2010
15 years 3 months ago
EntomoModel: Understanding and Avoiding Performance Anomaly Manifestations
Subtle implementation errors or mis-configurations in complex Internet services may lead to performance degradations without causing failures. These undiscovered performance anomal...
Christopher Stewart, Kai Shen, Arun Iyengar, Jian ...
« Prev « First page 1077 / 1173 Last » Next »