Sciweavers

2488 search results - page 114 / 498
» An improvement in formal verification
Sort
View
89
Voted
FMCAD
2008
Springer
15 years 2 months ago
Going with the Flow: Parameterized Verification Using Message Flows
A message flow is a sequence of messages sent among processors during the execution of a protocol, usually illustrated with something like a message sequence chart. Protocol design...
Murali Talupur, Mark R. Tuttle
IAW
2003
IEEE
15 years 6 months ago
Static Verification of Worm and virus Behavior in binary Executables using Model Checking
- Use offormal methods in any application scenario requires a precise characterization and representation of the properties that need to be verified The target, which is desired ri...
Prabhat K. Singh, Arun Lakhotia
94
Voted
DALT
2004
Springer
15 years 4 months ago
Norm Verification and Analysis of Electronic Institutions
Electronic institutions are a formalism to define and analyse protocols among agents with a view to achieving global and individual goals. In this paper we propose a definition of ...
Wamberto Weber Vasconcelos
CHARME
2001
Springer
162views Hardware» more  CHARME 2001»
15 years 4 months ago
Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking
We consider the formal verification of the cache coherence protocol of the Stanford FLASH multiprocessor for N processors. The proof uses the SMV proof assistant, a proof system ba...
Kenneth L. McMillan
FLAIRS
2009
14 years 10 months ago
Verification of Distributed Knowledge in Semantic Knowledge Wikis
Recently, the development of distributed knowledge systems has become more attractive due to the existence of new social semantic applications such as semantic knowledge wikis. Us...
Joachim Baumeister, Grzegorz J. Nalepa