Sciweavers

2488 search results - page 48 / 498
» An improvement in formal verification
Sort
View
73
Voted
ICCD
1996
IEEE
83views Hardware» more  ICCD 1996»
15 years 4 months ago
The use of random simulation in formal verification
Florian Krohm, Andreas Kuehlmann, Arjen Mets
98
Voted
KES
1997
Springer
15 years 4 months ago
Formal verification of the correctness in hybrid expert systems
Simon C. K. Shiu, James N. K. Liu, Daniel S. Yeung
102
Voted
EURODAC
1994
IEEE
159views VHDL» more  EURODAC 1994»
15 years 4 months ago
Formal verification of behavioral VHDL specifications: a case study
Felix Nicoli, Laurence Pierre
80
Voted
ICCAD
1994
IEEE
70views Hardware» more  ICCAD 1994»
15 years 4 months ago
Iterative algorithms for formal verification of embedded real-time systems
Felice Balarin, Alberto L. Sangiovanni-Vincentelli
82
Voted
CAV
1990
Springer
114views Hardware» more  CAV 1990»
15 years 4 months ago
Formal Verification of Digital Circuits Using Symbolic Ternary System Models
Ternary system modeling involves extending the traditional set of binary values
Randal E. Bryant, Carl-Johan H. Seger