Sciweavers

260 search results - page 16 / 52
» An integrated GPU power and performance model
Sort
View
140
Voted
WOSP
2004
ACM
15 years 7 months ago
From UML activity diagrams to Stochastic Petri nets: application to software performance engineering
Over the last decade, the relevance of performance evaluation in the early stages of the software development life-cycle has been steadily rising. We honestly believe that the int...
Juan Pablo López-Grao, José Mersegue...
ITNG
2010
IEEE
15 years 10 days ago
Record Setting Software Implementation of DES Using CUDA
—The increase in computational power of off-the-shelf hardware offers more and more advantageous tradeoffs among efficiency, cost and availability, thus enhancing the feasibil...
Giovanni Agosta, Alessandro Barenghi, Fabrizio De ...
99
Voted
ISLPED
2003
ACM
113views Hardware» more  ISLPED 2003»
15 years 7 months ago
Reducing power density through activity migration
Power dissipation is unevenly distributed in modern microprocessors leading to localized hot spots with significantly greater die temperature than surrounding cooler regions. Exc...
Seongmoo Heo, Kenneth C. Barr, Krste Asanovic
DAC
2002
ACM
16 years 2 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
DAC
2004
ACM
16 years 2 months ago
FPGA power reduction using configurable dual-Vdd
Power optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a sat...
Fei Li, Yan Lin, Lei He