260 search results - page 19 / 52 » An integrated GPU power and performance model |
121
click to vote
CF
2004
ACM
15 years 7 months ago
2004
ACM
Centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption and are thus not suitable for consumer electronic devices. The conse...
118
Voted
DAC
2002
ACM
16 years 2 months ago
2002
ACM
Reducing power dissipation is one of the most principle subjects in VLSI design today. Scaling causes subthreshold leakage currents to become a large component of total power diss...
125
Voted
VTC
2007
IEEE
15 years 8 months ago
2007
IEEE
Abstract— Discrete power allocation strategies for amplifyand-forward cooperative networks are proposed based on selective relaying methods. The goal of power allocation is to ma...
138
click to vote
ISLPED
2005
ACM
15 years 7 months ago
2005
ACM
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
122
Voted
CORR
2006
Springer
15 years 1 months ago
2006
Springer
Abstract--In wireless networks, important network functionalities such as power control, rate allocation, routing, and congestion control must be optimized in a coherent and integr...