65 search results - page 8 / 13 » An on Chip ADC Test Structure |
57
Voted
DATE
2008
IEEE
15 years 5 months ago
2008
IEEE
— In the face of increased process variations, at-speed manufacturing test is necessary to detect subtle delay defects. This procedure necessarily tests chips at a slightly highe...
113
click to vote
DATE
2002
IEEE
15 years 4 months ago
2002
IEEE
Software self-testing for embedded processor cores based on their instruction set, is a topic of increasing interest since it provides an excellent test resource partitioning tech...
VTS
2008
IEEE
15 years 5 months ago
2008
IEEE
Dealing with static and dynamic parameter variations has become a major challenge for design and test. To avoid unnecessary yield loss and to ensure reliable system operation a ro...
ISVLSI
2007
IEEE
15 years 5 months ago
2007
IEEE
Abstract— Time-to-Market plays a central role on System-ona-Chip (SoC) competitiveness and the quality of the final product is a matter of concern as well. As SoCs complexity in...
GLVLSI
2002
IEEE
15 years 4 months ago
2002
IEEE
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...