Sciweavers

546 search results - page 36 / 110
» An operational happens-before memory model
Sort
View
ISCA
2008
IEEE
143views Hardware» more  ISCA 2008»
14 years 9 months ago
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory
Current hardware transactional memory systems seek to simplify parallel programming, but assume that large transactions are rare, so it is acceptable to penalize their performance...
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael...
IPPS
2010
IEEE
14 years 7 months ago
Dynamic analysis of the relay cache-coherence protocol for distributed transactional memory
Transactional memory is an alternative programming model for managing contention in accessing shared in-memory data objects. Distributed transactional memory (TM) promises to alle...
Bo Zhang, Binoy Ravindran
ICSE
2004
IEEE-ACM
15 years 9 months ago
Imposing a Memory Management Discipline on Software Deployment
The deployment of software components frequently fails because dependencies on other components are not declared explicitly or are declared imprecisely. This results in an incompl...
Eelco Dolstra, Eelco Visser, Merijn de Jonge
EUROSYS
2007
ACM
15 years 6 months ago
STMBench7: a benchmark for software transactional memory
Software transactional memory (STM) is a promising technique for controlling concurrency in modern multi-processor architectures. STM aims to be more scalable than explicit coarse...
Rachid Guerraoui, Michal Kapalka, Jan Vitek
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
15 years 4 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...