Sciweavers

    546 search results - page 44 / 110
    » An operational happens-before memory model
    Sort
    View
    WCET
    2008
    100views Software Engineering» more  WCET 2008»
    Traces as a Solution to Pessimism and Modeling Costs in WCET Analysis
    14 years 11 months ago
    Traces as a Solution to Pessimism and Modeling Costs in WCET Analysis
    Download  www.jwhitham.org.uk
    WCET analysis models for superscalar out-of-order CPUs generally need to be pessimistic in order to account for a wide range of possible dynamic behavior. CPU hardware modificatio...
    Jack Whitham, Neil C. Audsley
    claim paper
    Read More »
    ISCAS
    2005
    IEEE
    154views Hardware» more  ISCAS 2005»
    An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
    15 years 3 months ago
    An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
    Download  www.vlsi.ee.upatras.gr
    —This paper presents a memory-conscious mapping methodology of computational intensive applications on coarse-grain reconfigurable arrays. By exploiting the inherent abundant amo...
    Michalis D. Galanis, Gregory Dimitroulakos, Consta...
    claim paper
    Read More »
    JCP
    2008
    155views more  JCP 2008»
    Algorithm to Optimize Code Size and Energy Consumption in Real Time Embedded System
    14 years 9 months ago
    Algorithm to Optimize Code Size and Energy Consumption in Real Time Embedded System
    Download  www.academypublisher.com
    Processor is an important computing element in portable battery operated real time embedded system and it consumes most of the battery energy. Energy consumption, processor memory ...
    Santosh D. Chede, Kishore D. Kulat
    claim paper
    Read More »
    JSA
    2006
    113views more  JSA 2006»
    A power-efficient TCAM architecture for network forwarding tables
    14 years 9 months ago
    A power-efficient TCAM architecture for network forwarding tables
    Download  www.cs.ucf.edu
    Stringent memory access and search speed requirements are two of the main bottlenecks in wire speed processing. Most viable search engines are implemented in content addressable m...
    Taskin Koçak, Faysal Basci
    claim paper
    Read More »
    ICPP
    2008
    IEEE
    140views Distributed And Parallel Com...» more  ICPP 2008»
    Scalable Dynamic Load Balancing Using UPC
    15 years 4 months ago
    Scalable Dynamic Load Balancing Using UPC
    Download  www.cs.unc.edu
    An asynchronous work-stealing implementation of dynamic load balance is implemented using Unified Parallel C (UPC) and evaluated using the Unbalanced Tree Search (UTS) benchmark ...
    Stephen Olivier, Jan Prins
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.