Sciweavers

546 search results - page 64 / 110
» An operational happens-before memory model
Sort
View
OSDI
2008
ACM
15 years 10 months ago
Transactional Flash
Transactional flash (TxFlash) is a novel solid-state drive (SSD) that uses flash memory and exports a transactional interface (WriteAtomic) to the higher-level software. The copy-...
Vijayan Prabhakaran, Thomas L. Rodeheffer, Lidong ...
IPPS
2009
IEEE
15 years 4 months ago
Designing multi-leader-based Allgather algorithms for multi-core clusters
The increasing demand for computational cycles is being met by the use of multi-core processors. Having large number of cores per node necessitates multi-core aware designs to ext...
Krishna Chaitanya Kandalla, Hari Subramoni, Gopala...
ISQED
2003
IEEE
113views Hardware» more  ISQED 2003»
15 years 3 months ago
Using Integer Equations for High Level Formal Verification Property Checking
This paper describes the use of integer equations for high level modeling digital circuits for application of formal verification properties at this level. Most formal verificatio...
Bijan Alizadeh, Mohammad Reza Kakoee
ASPLOS
1991
ACM
15 years 1 months ago
The Cache Performance and Optimizations of Blocked Algorithms
Blocking is a well-known optimization technique for improving the effectiveness of memory hierarchies. Instead of operating on entire rows or columns of an array, blocked algorith...
Monica S. Lam, Edward E. Rothberg, Michael E. Wolf
CHI
1994
ACM
15 years 1 months ago
A model-based analysis of errors in display-based HCI
This paper describes a model-based analysis of errors in expert use of graphical user interfaces. Two mechanisms, speed-accuracy tradeoffs and attention failures, were simulated b...
Muneo Kitajima, Peter G. Polson