Sciweavers

3120 search results - page 2 / 624
» An optimal architecture for a DDC
Sort
View
78
Voted
DAC
1992
ACM
15 years 4 months ago
Recurrence Equations and the Optimization of Synchronous Logic Circuits
Maurizio Damiani, Giovanni De Micheli
69
Voted
DAC
1995
ACM
15 years 3 months ago
A Fresh Look at Retiming Via Clock Skew Optimization
Rahul B. Deokar, Sachin S. Sapatnekar