Sciweavers

189 search results - page 10 / 38
» An ultra-fast instruction set simulator
Sort
View
TVCG
2010
156views more  TVCG 2010»
15 years 9 days ago
Yet Faster Ray-Triangle Intersection (Using SSE4)
—Ray-triangle intersection is an important algorithm, not only in the field of realistic rendering (based on ray tracing), but also in physics simulation, collision detection, m...
Jirí Havel, Adam Herout
ISCA
1998
IEEE
143views Hardware» more  ISCA 1998»
15 years 6 months ago
Lockup-Free Instruction Fetch/Prefetch Cache Organization
In the past decade. there has been much literature describing various cache organizatrons that exploit general programming idiosyncrasies to obtain maxrmum hit rate (the probabili...
David Kroft
111
Voted
ENTCS
2007
108views more  ENTCS 2007»
15 years 1 months ago
Simulating and Compiling Code for the Sequential Quantum Random Access Machine
We present the SQRAM architecture for quantum computing, which is based on Knill’s QRAM model. We detail a suitable instruction set, which implements a universal set of quantum ...
Rajagopal Nagarajan, Nikolaos Papanikolaou, David ...
LCTRTS
2004
Springer
15 years 7 months ago
Feedback driven instruction-set extension
Application specific instruction-set processors combine an efficient general purpose core with special purpose functionality that is tailored to a particular application domain. ...
Uwe Kastens, Dinh Khoi Le, Adrian Slowik, Michael ...
ASPDAC
2004
ACM
158views Hardware» more  ASPDAC 2004»
15 years 5 months ago
Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures
Abstract-- The power consumption of microprocessors has been increasing in step with the complexity of each progressive generation. In general purpose processors, this is primarily...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...