Sciweavers

189 search results - page 18 / 38
» An ultra-fast instruction set simulator
Sort
View
ITICSE
1999
ACM
15 years 6 months ago
A multimedia animated simulation generator
This paper shows how a multimedia multi-framed simulation generator was developed. A technique of recording a sequence of steps and playing them back as an animation overcomes the...
John Hewson, Wendy Doube, Michael Calagaz
SBACPAD
2004
IEEE
97views Hardware» more  SBACPAD 2004»
15 years 3 months ago
IATO: A Flexible EPIC Simulation Environment
High-performance superscalar processors are designed with the help of complex simulation environment. The simulation infrastructure permits to validate the processor instruction s...
Amaury Darsch, André Seznec
DAC
2005
ACM
15 years 3 months ago
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
Ho Young Kim, Tag Gon Kim
DAC
2003
ACM
16 years 2 months ago
A retargetable micro-architecture simulator
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
Wai Sum Mong, Jianwen Zhu
EH
2004
IEEE
117views Hardware» more  EH 2004»
15 years 5 months ago
Multi-objective Optimization of a Parameterized VLIW Architecture
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...