Sciweavers

189 search results - page 20 / 38
» An ultra-fast instruction set simulator
Sort
View
WSC
2007
15 years 4 months ago
What I wish they would have taught me (or that I would have better remembered!) in school
This panel reflects upon their experiences as simulation professionals and shares their thoughts regarding elements of their simulation education that they have found most helpful...
Charles R. Standridge, Daniel A. Finke, Carley Jur...
ISCA
1998
IEEE
119views Hardware» more  ISCA 1998»
15 years 6 months ago
Execution Characteristics of Desktop Applications on Windows NT
This paper examines the performance of desktop applications running on the Microsoft Windows NT operating system on Intel x86 processors, and contrasts these applications to the p...
Dennis C. Lee, Patrick Crowley, Jean-Loup Baer, Th...
ARCS
2006
Springer
15 years 5 months ago
Scalable and Partitionable Asynchronous Arbiter for Micro-threaded Chip Multiprocessors
Abstract. This paper presents a scalable and partitionable asynchronous bus arbiter for use with chip multiprocessors (CMP) and its corresponding pre-layout simulation results usin...
Nabil Hasasneh, Ian Bell, Chris R. Jesshope
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
15 years 7 months ago
WaveScalar
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, how...
Steven Swanson, Ken Michelson, Andrew Schwerin, Ma...
FDL
2007
IEEE
15 years 8 months ago
APDL: A Processor Description Language For Design Space Exploration of Embedded Processors
—This paper presents Anahita Processor Description Language (APDL) for generation of retargetable processor design tool sets. The emphasis is on the applicability of the generate...
Nima Honarmand, Hasan Sohofi, Maghsoud Abbaspour, ...